Abstract-The effects of substrate noise on analog circuits in a mixed-signal chip are described and analyzed based on measured results. Experimental data from a 0.25-m CMOS test chip reveals that substrate noise generated by digital circuits couples into analog circuits through circuit asymmetries and device nonlinearity, degrading analog circuit performance. In particular, a delta-sigma modulator shows over 20-dB reduction of signal-to-noise-plus-distortion ratio (SNDR) in the presence of large toggling digital inverters. To combat the effects of substrate noise, the technique of active substrate noise shaping is investigated. An implementation of active substrate noise shaping on the same test chip demonstrates over 10-dB improvement in SNDR in the 0-20-kHz band of the delta-sigma modulator in the presence of toggling digital inverters emulating I/O drivers. This technique complements existing substrate noise reduction techniques for integrated circuits without a significant penalty in power and does not require modification of analog nor digital circuits.
I. INTRODUCTION
O NE OF THE major problems facing large-scale integration of digital and analog circuits onto a single chip is substrate noise. Digital circuits create noise, which couples into the sensitive analog circuits through the shared substrate. Improperly accounted for, this substrate noise can degrade analog performance drastically [1] .
Past research has focused primarily on the sources and mechanisms of substrate noise [2] - [4] , which are many and complex. A few studies have quantified the effects of substrate noise on analog circuit performance [5] , [6] , but few analyze the results in terms of impact on the analog circuit. Additionally, new techniques for minimizing substrate noise effects should be prescribed since the problem of substrate noise will only worsen as system integration becomes tighter. Therefore, a mixed-signal chip has been implemented that allows: 1) measurement and analysis of the effects of substrate noise on analog circuits and 2) the demonstration and evaluation of active substrate noise shaping, a technique for mitigating substrate noise effects [12] .
The test chip for studying substrate noise and demonstrating the active substrate noise shaping system includes two identical fourth-order one-bit low-pass delta-sigma modulators (DS), a programmable array of CMOS inverters with metal-insulator-metal (MIM) coupling capacitors to the substrate emulating I/O drivers, a digital encryption engine as an arbitrary digital circuit, and a second-order active substrate noise shaping circuit. These components are shown in Fig. 1 . All phases of all the clocks are generated off-chip. The test chip was fabricated in a 0.25-m CMOS process on an epitaxial wafer. Since the test chip was fabricated on an epitaxial wafer, a low-resistivity substrate, the assumption of a one-node substrate is made throughout this work [2] . The delta-sigma modulators consume about 18 mW each and the active substrate noise shaping circuit consumes about 3 mW. Section II describes the procedures and techniques for measuring substrate noise and its effects on analog circuits. Section II also analyzes the experimental data and draws conclusions about the modes of substrate noise coupling. Section III describes the substrate noise shaping system and explains measured results of the system. Section IV draws conclusions from this work and highlights the important findings from this research.
II. CHARACTERIZATION OF SUBSTRATE NOISE
For the characterization of substrate noise and its effects, a programmable array of 31 buffered inverters, driving 3-pF MIM coupling capacitors connected to the substrate through the top plate, was used to generate substrate noise. The effects of this substrate noise on analog circuits, in particular, low-pass delta-sigma modulators, were characterized and analyzed. Low-pass delta-sigma modulators with a 0-20-kHz band of interest were chosen as the analog circuits for two reasons: 1) study of substrate noise effects can be confined to the first stage of the low-pass delta-sigma modulators because the loop filters of the modulators shape any noise entering the later stages of the modulators [7] ; and 2) the delta-sigma modulators are naturally suited for an on-chip sampling scope technique, described below, which characterizes the waveforms seen in the delta-sigma modulators. The waveforms in one delta-sigma modulator, , which converts an external analog input, and another delta-sigma modulator, , which converts the substrate voltage directly, were ascertained with this technique. This allows the substrate noise on the substrate voltage itself (direct substrate noise) as well as the substrate noise that couples into a delta-sigma modulator (coupled substrate noise) to be simultaneously characterized.
A. On-Chip Sampling Scope Technique
Past implementations of on-chip sampling scopes have utilized on-chip multibit analog-to-digital converters (ADCs) with specialized input sampling circuits to digitize on-chip signals [8] . The sampling scope used in this work, in contrast, uses an on-chip one-bit delta-sigma modulator to digitize on-chip signals. This has the advantage of averaging and implicit filtering, which minimizes nonidealities such as sampling jitter and circuit noise as well as component mismatch and nonlinearity. Additionally, no calibration of the ADC is needed. The sampling clock edges of and are offset from the system clock by a variable delay , which allows the reconstruction of the periodic waveforms sampled by and .
B. Measured Data and Discussion

Fig. 2(a) and (b)
show the reconstructed coupled substrate noise direct and substrate noise waveforms seen by and , respectively, when the substrate noise is generated by the full inverter array driving all their respective coupling capacitors. The -axis, delay, is , as explained in the previous section.
and were clocked at 5 MHz and 10 000 samples were used to reconstruct each point using the technique described in the previous section. The waveforms for the entire inverter array transitioning high-to-low and low-to-high, as indicated in the figure, show that coupled substrate noise and direct substrate noise are transients with decay constants of a few nanoseconds and ringing frequencies of a few hundred megahertz. This implies that for modern digital circuits running at modest clock speeds of a few hundred megahertz in low-cost packages that do not have extremely low lead inductances, the substrate voltage continually fluctuates during operation. Under these circumstances, prior techniques of performing analog operations after digital transients have settled to a negligible level become less effective.
The waveform seen in Fig. 2 (b), the direct substrate noise as seen in , has two components [3] . The first component is due to short circuit current spikes through the transitioning inverters, which cause ground bounce resulting in a similar direct substrate noise waveform for digital high-to-low and low-to-high transitions. The second is due to capacitive coupling from the output to the substrate, including junction capacitances, which results in opposite direct substrate noise waveforms for digital high-to-low and low-to-high transitions. Both components of the substrate noise are proportional to the number of inverters present, as verified by measured data. Both components couple into through the finite power supply rejection ratio (PSRR) and through the mismatched parasitic capacitances of the differential input sampling circuit as shown in Fig. 3 . If the differential input to is 0 V as is for the data shown in Fig. 2(a) , substrate noise couples in through the differential mismatches of devices and parasitic capacitances caused by process variations and physical layout. In other words, these mismatches give rise to an input voltage independent coupled substrate noise component. On the other hand, a nonzero differential input voltage affects the degree of differential mismatch because the parasitic capacitance values and switch impedances change in a nonlinear fashion with input voltage. A different input voltage results in a different coupled substrate noise waveform seen in as shown in Fig. 2(a) . This results in a voltage-dependent coupled substrate noise component. Furthermore, the coupling of substrate noise into has a high-pass characteristic that can be derived from an analysis of the input sampling circuit in Fig. 3 . The main reason for the high-pass characteristic is the coupling of the substrate node to the differential input nodes through the parasitic capacitances of the sampling circuit. The high-pass relationship between substrate noise and coupled substrate noise is also consistent with the measured data seen in Fig. 2 . Fig. 6(a) and (b) show the total effect of substrate noise on the delta-sigma modulator, , converting an external 7.6 kHz single tone sampled at 5 MHz. Signal-to-noise-plus-distortion ratio (SNDR) of in the 0-20-kHz frequency band decreases by almost 20 dB in the presence of substrate noise generated by the inverter array. As explained above, the substrate noise, generated by inverters transitioning at the 5-MHz clock rate with different input patterns to the inverters, causes different numbers of high-to-low and low-to-high transitions every 300 Hz. This creates a discrete time square wave, affecting through input-voltage-independent and input-voltage-dependent asymmetries. The input-voltage-independent asymmetries result in a scaled copy of substrate noise in the output spectrum, while input-voltage-dependent asymmetries result in a scaled frequency-shifted (i.e., modulated) copy of substrate noise as seen in the figure. The input-voltage-independent asymmetries dominate DS performance at low input signal amplitudes while the input-voltage-dependent asymmetries dominate DS performance at high input signal amplitudes, since the asymmetries increase with larger input signal amplitude.
III. ACTIVE SUBSTRATE NOISE CANCELLATION
Since substrate noise affects analog circuits through asymmetries even in fully differential signal paths, substrate noise itself must be reduced if the effect of the substrate noise in analog circuits is to be minimized. One method is to actively cancel out the substrate noise using a circuit to create "antinoise" in the substrate. Past work has focused on wide-band continuous time implementations for high-resistivity substrates [9] , [10] . They demonstrated substrate noise suppression for low-frequency bands, but required large high-power amplifiers to drive cancellation signals into the substrate. An alternative implementation, the subject of this work, is a discrete time feedback loop using digital inverters to shape the substrate noise selectively, unlike wide-band cancellation in previous works. Although the substrate noise shaping can be designed to be effective for any signal band of interest, the feedback loop of the prototype is designed to shape substrate noise out of the 0-20-kHz frequency band. A discrete time implementation was chosen over a continuous time implementation because it more closely mimics the delta-sigma modulator structure, a discrete time system, which allows it to cancel the sampled substrate noise more effectively. Since the test chip has a low-resistivity substrate, the feedback loop shapes substrate noise uniformly across the chip. Substrate noise shaping on a high-resistivity substrate (i.e. nonepitaxial substrate), a topic of future research, is also feasible, but will require multiple feedback loops to be effective because of the two dimensional nature of substrate noise associated with high-resistivity substrates [2] . Fig. 4 shows a schematic of the active feedback loop, the substrate noise shaping loop (SNSL), with a design target of 40-dB substrate noise suppression in the 0-20-kHz frequency band. The switched-capacitor loop filter senses the substrate noise with one differential input connected directly to the substrate and the other connected to an off-chip reference voltage. Since a thin quad flip package (TQFP, which has leads only along package edges) was used, the analog input pins, including the inputs to the SNSL were isolated from digital I/O pins with adjacent dedicated ground pins, minimizing the coupling of digital I/O signal into the analog inputs. For the feedback loop, a second order filter was chosen for simplicity and stability. A 5-b Flash ADC converts the output of the filter into a 31-b thermometer code output. The array of 31 inverter chains driving coupling capacitors to the substrate (D2Inv), a copy of the inverter array used to generate substrate noise in the first part of this work closes the feedback loop by accepting the 31-b thermometer code output word from the ADC and appropriately switching inverters, thereby effecting substrate noise cancellation.
A. Substrate Noise Shaping Loop (SNSL)
This technique has the following advantages: 1) substrate noise shaping-by tailoring the filter in the loop, the substrate noise in select frequency bands of interest can be suppressed; 2) low power-all the components of the SNSL have nonstringent requirements such as linearity, thermal noise, etc., because the target for substrate noise suppression is only 40 dB. In addition, the inverters do not consume static power and only switch to the extent to cancel the in-band substrate noise. Only substrate noise in a narrow band is being suppressed, so only energy in that limited band needs to be spent; and 3) standard analog and digital design-use of substrate noise shaping requires no modifications to analog nor digital circuits, other than the addition of the SNSL.
B. SNSL Canceling Substrate Noise Generated by an Inverter Array
Figs. 5 and 6 show the output of and in the presence of substrate noise with the SNSL off and on, respectively. Substrate noise is generated at a 5-MHz clock rate and 300-Hz activity pattern and input to the array of inverters used in the first part of this work, which emulates the effect of digital I/O pad drivers or clock buffers, a major source of noise on digital chips. Thus, the rough spectrum of an expected 300-Hz square wave is seen in Fig. 5(b) with the odd harmonics naturally much stronger than the even harmonics. As seen in Fig. 5 , the SNSL reduces direct substrate noise as seen in by over 20 dB. Furthermore, coupled substrate noise in due to both input voltage independent asymmetries and input voltage dependent asymmetries is also reduced as shown in Fig. 6 . These facts indicate that the substrate noise itself has been reduced. Furthermore, the time domain waveform of the SNSL inverter array switching pattern shows it has roughly the opposite waveform of the noise-generating inverter array input pattern signifying cancellation. In terms of metrics, the SNSL reduces the effect of substrate noise in the SNDR of by 10 dB in the 0-20-kHz band of interest when converting a 27 dB of full scale 7.6-kHz sine wave sampled at 5 MHz.
C. SNSL Canceling Substrate Noise Generated by a Digital Encryption Engine
The effectiveness of the SNSL was also tested in response to substrate noise generated by arbitrary digital logic. A digital encryption engine, the Domain Specific Reconfigurable Cryptographic Processor (DSRCP) [11] , also fabricated on the test chip, generated substrate noise by executing a particular instruction on random data continuously without driving any output pads. Fig. 7 shows that the SNSL reduces direct substrate noise, the noise on the substrate voltage, by about 20 dB as seen in , which is consistent with the performance in the case of substrate noise generated by large digital inverters. Fig. 8(a) and (b) show the measured output in the presence of substrate noise generated by the DSRCP with the SNSL off and on, respectively. The DSRCP does not generate much coupled substrate noise as seen in . Between Fig. 6 (a) and Fig. 8(a) , the SNDR of is essentially unaffected by turning on the DSRCP. This is primarily because the DSRCP is : (a) without substrate noise and (b) with substrate noise generated by an inverter array, and (c) with substrate noise generated by an inverter array and the SNSL on. 
Fig. 7. Measured output of DS
: (a) with substrate noise generated by the DSRCP, a complex digital circuit and (b) with substrate noise generated by the DSRCP and the SNSL on. specifically designed for low power, which automatically minimizes the noise injection to the substrate. Also, the DSRCP has many small logic gates switching at slightly different times due to clock skew and gate delays. This results in a direct substrate noise waveform that does not change quickly, which results in little coupled substrate noise seen in due to the high-pass nature of the substrate noise coupling. In contrast, the inverter array has large inverters switching at the same instant much like I/O pad drivers, generating high-frequency substrate noise and resulting in significant coupling into . In Fig. 8(b) , turning on the SNSL increases the coupled substrate noise seen in . This is because the large inverters in the D2Inv of the SNSL, not the digital circuits of the DSRCP, dominate the coupled substrate noise in . The SNSL was designed to sense the direct substrate noise like , not the coupled substrate noise like . Thus, the SNSL will create coupled substrate noise in from the D2Inv as it shapes the direct substrate noise as seen in . The implemented SNSL effectively reduces the direct substrate noise as seen in as shown in Fig. 7 . This SNSL also effectively reduces the coupled substrate noise in if the substrate noise is mostly high-frequency, as is the case with large digital inverters simultaneously switching.
For arbitrary digital logic circuits that couple significant amounts of substrate noise into the analog circuits, the SNSL can be made effective by replicating the input sampling circuit of the analog circuits for the SNSL. In this way, substrate noise that couples into the analog circuits couples into the SNSL through a similar transfer function and its effect will be shaped by the feedback loop. However, as discussed previously, the effect of I/O drivers is far greater than that of arbitrary digital circuits, on which the present version of SNSL is effective.
IV. CONCLUSION
Through a test chip, this paper has shown that substrate noise couples into analog circuits through circuit asymmetries, input-voltage-dependent and input-voltage-independent ones. The coupled substrate noise seen in switched-capacitor analog circuits is a high-pass version of that seen on the substrate voltage itself. Due to this nature, noise coupling from I/O pad drivers has a much greater effect on analog circuits than that from arbitrary logic circuits.
In addition, this paper presented an active substrate noise shaping system, SNSL, using an array of inverters to shape substrate noise generated by digital circuits. The SNSL increased SNDR of a delta-sigma modulator by 10 dB in a 0-20-kHz band with large inverters generating substrate noise. It can be modified to shape substrate noise generated by arbitrary digital circuits. The test chip in this paper was fabricated in a 0.25-m CMOS process on an epitaxial substrate. The delta-sigma modulators consume about 18 mW each and the SNSL consumes about 3 mW. A chip micrograph is shown in Fig. 9 .
